# PRATHYUSHA ENGINEERING COLLEGE 

POONAMALLEE-TIRUVALLUR HIGH ROAD, CHENNAI-602 025

## DEPARTMENT OF

ELECTRONICS AND COMMUNICATION ENGINEERING

## QUESTION BANK



ESTD. 2001

## IV SEMESTER

EC8453 - LINEAR INTEGRATED CIRCUITS
Regulation - 2017
Academic Year 2019-20

| UNIT 1- BASICS OF OPERATIONAL AMPLIFIERS |  |  |
| :---: | :---: | :---: |
| PART-A |  |  |
| Q.No | Questions | BLOOMS TAXANOMY LEVEL |
| 1. | Outline the importance of offset voltage of an operational amplifier? | LOW |
| 2. | Define CMRR. | LOW |
| 3. | Mention the importance of current mirror circuit used in differential amplifier stages. | MEDIUM |
| 4. | Specify the ideal characteristics of Op -amp and methods can be used to produce voltage sources. | LOW |
| 5. | How will you MEDIUM the term 'thermal drift'? | LOW |
| 6. | Write short note about current mirror with magnification. | LOW |
| 7. | Define slew rate and what causes the slew rate? | LOW |
| 8. | State loading effect? How can you reduce it? | MEDIUM |
| 9. | Why do we use $\mathrm{R}_{\text {comp }}$ resistor? | MEDIUM |
| 10. | What is the gain cross over and phase cross over frequencies? | MEDIUM |
| 11. | Categorize the characteristics of Non-ideal op-amp. | HIGH |
| 12. | Develop the internal block diagram of an Op-amp. | HIGH |
| 13. | Illustrate the pin diagram of IC 741. | HIGH |
| 14. | Examine the importance of input off set current. | HIGH |
| 15. | Analyze about input bias current. | HIGH |
| 16. | Inspect the draw backs of using large $\mathrm{R}_{\mathrm{C}}$ in differential amplifier. | HIGH |
| 17. | Brief the necessity of active loads preferred than passive loads in the input stage of an operational amplifier. | MEDIUM |
| 18. | Justify that, why IC741 op-amp not used for high frequency applications? | MEDIUM |


| 19. | Calculate the maximum distorted amplitude that a sine wave input of 10 kHz, <br> can produce at the output of an op-amp whose slew-rate is $0.5 \mathrm{v} / \mu s e c$. | HIGH |
| :--- | :--- | :--- |
| 20. | A Differential amplifier has a differential voltage gain of 2000 and common <br> mode gain of 0.2. Determine CMRR. | HIGH |


|  | PART-B |  |  |
| :---: | :---: | :---: | :---: |
| S.NO | QUESTIONS | $\begin{gathered} \text { MARK } \\ \mathrm{S} \end{gathered}$ |  |
| 1. | Define and explain slew rate. Derive its equation. Also explain method adapted to improving slew rate. | (13) | LOW |
| 2. | (i) Write down the characteristics and their respective values of an ideal operational amplifier. <br> (ii) Draw the circuit of basic current mirror and explain its operation. | (6) <br> (7) | LOW |
| 3. | (i) Describe about output offset voltage. Explain methods to nullify offset voltage. <br> (ii) With neat circuit diagram, explain the operation of voltage reference circuit using temperature compensation. | (7) <br> (6) | LOW |
| 4. | (i) Discuss on current mirror with magnification. <br> (ii) Use appropriate block diagram, explain the general stages of an OpAmp IC. | (6) <br> (7) | MEDIUM |
| 5. | (i) What is input and output voltage and current offset? How are they compensated? <br> (ii) With a neat diagram derive the AC performance close loop characteristics of Op -amp to discuss on the circuit Bandwidth, Frequency response and slew rate. | (7) <br> (6) | MEDIUM |
| 6. | (i) Draw the circuit of basic current mirror and explain its operation. | (6) | HIGH |


|  | (ii) Give the detail the DC analysis of a basic differential amplifier. | (7) |  |
| :---: | :---: | :---: | :---: |
| 7. | Obtain the expression for differential gain, common mode gain, CMRR, $\mathrm{R}_{\mathrm{I}}$ and $\mathrm{R}_{\mathrm{O}}$ of an emitter coupled differential amplifier. | (13) | HIGH |
| 8. | (i) Sketch the Wilson current source and give short note about it. <br> (ii) Using suitable diagram and necessary equations, explain the concept of Widlar current source used in op-amp circuit. | $\begin{aligned} & \text { (5) } \\ & (8) \end{aligned}$ | $\begin{aligned} & \text { HIGH } \\ & \text { HIGH } \end{aligned}$ |
| 9. | Show the transfer characteristics of dual input differential amplifier showing the linear and limiting regions. Comment on the same. | (13) | MEDIUM |
| 10. | (i) Derive the functional parameters for an inverting mode negative feedback gain circuit with a $741 \mathrm{op}-\mathrm{amp}$ in IC inverting mode, with $\mathrm{R} 1=1 \mathrm{Kohm}, \mathrm{Rf}=40 \mathrm{Kohm}$ and compute Af, Rif, Rof, BW, offset voltage. <br> (ii) Discuss briefly on the differential mode Instrumentation amplifier. | (7) (6) | HIGH HIGH |
| 11. | Examine the working principle of BJT differential amplifier with active load. | (13) | MEDIUM |
| 12. | (i) Compose the concept of Widlar current source used in op-amp circuit with suitable circuit diagram and necessary equations. <br> (ii) Justify the preference of active load over passive load. | (10) (3) | HIGH |
| 13. | Write note about LF155 JFET input operational amplifier and TL082 wide bandwidth dual JFET input operational amplifier with necessary diagram. | (13) | LOW |
| 14. | State and explain about CMRR, $\mathrm{A}_{\mathrm{d}}, \mathrm{A}_{\mathrm{c}}$ and suggest a method to improve CMRR. | (13) | HIGH |


| PART-C |  |  |  |
| :---: | :--- | :---: | :---: |
| S.NO | QUESTIONS | MARKS | BLOOMS <br> TAXANOMY <br> LEVEL |
| 1 | Derive the transfer characteristics of dual input differential <br> amplifier showing the linear and limiting regions. Comment on <br> the same. | $(15)$ | HIGH |
| 2 | (i) A square wave peak-to-peak amplitude of 50mV has to be <br> amplified to a peak-to-peak amplitude of 3V, with rise time <br> of 4 $\mu$ or less. Can IC741 be used? <br> (ii) A IC741 Op-Amp whose slew rate is $0.5 \mathrm{~V} / \mu$ s is used as <br> an inverting amplifier with a gain of 50.The voltage gain Vs | (10) | HIGH |


|  | frequency curve of IC741 is flat up to 20 kHz. What <br> maximum peak to peak input signal can be <br> applied without distorting the output? |  | HIGH |
| :---: | :--- | :--- | :---: |
| 3 | Explain in detail the A.C analysis of dual input, balanced <br> output differential amplifier or derive the expression for <br> differential gain, <br> common mode gain, CMRR, $R_{\mathrm{I}}$ and $\mathrm{R}_{\mathrm{O}}$ of an emitter coupled <br> differential amplifier. | $(15)$ | HIGH |
| 4 | Illustrate each direct current characteristics of operational <br> amplifier with <br> necessary equations and diagrams. | $(15)$ | Hen |


| UNIT 2-APPLICATIONS OF OPERATIONAL AMPLIFIERS |  |  |
| :--- | :--- | :--- |
| Q.No |  | Questions <br> TAXANOMY <br> LEVEL |
| 1. | Mention the advantages of variable trans conductance technique? | LOW |
| 2. | Write the other name for Clipper circuit? | LOW |
| 3. | What is the need for converting a first order filter into a second order filter? | LOW |
| 4. | How is the current characteristic of a PN junction employed in a log <br> amplifier? | LOW |
| 5. | Compare the performance of inverting and non-inverting operational <br> amplifier configurations. | LOW |
| 6. | Give the applications of inverting \& non- inverting amplifiers. | LOW |
| 7. | Draw the inverting \& non- inverting amplifiers with appropriate equations. | LOW |
| 8. | List the applications for each of the following circuits: Voltage follower, <br> Peak detector, Schmitt trigger, Clamper. | MEDIUM |
| 9. | Why integrators are preferred over differentiators in analog computers? | MEDIUM |
| 10. | Summarize the frequency expressions for LPF, HPF and BPF. | MEDIUM |
| 11. | Enumerate the advantages \& disadvantages of passive filters? | HIGH |
| 12. | Sketch the opamp integrator \& differentiator circuit with necessary equation. | HIGH |


| 13. | Define comparator and function of a phase shift circuit ? | HIGH |
| :---: | :---: | :---: |
| 14. | Illustrate some of the important features of an instrumentation amplifier. | HIGH |
| 15. | Construct an adder circuit using op-amp to get the output expression as Vo $=-(0.1 \mathrm{~V} 1+\mathrm{V} 2+5 \mathrm{~V} 3)$ | HIGH |
| 16. | Demonstrate the need for frequency compensation in practical op-amps | HIGH |
| 17. | Show the necessity of active guard drive in an instrumentation amplifier. | MEDIUM |
| 18. | Find the output voltage of the following circuit. Given $\mathrm{R} 1=\mathrm{R} 2=10 \mathrm{k} \Omega$ and $R f=100$ | MEDIUM |
| 19. | How does precision rectifier differ from the conventional rectifier? | HIGH |
| 20. | Design an amplifier with a gain of -10 and input resistance equal to $10 \mathrm{k} \Omega$. | HIGH |


| PART-B |  |  |  |
| :--- | :--- | :---: | :---: |
| S.NO | QUESTIONS | MARK <br> S | BLOOMS <br> TAXANOMY <br> LEVEL |
| 1. | (i)With a suitable circuit diagram, explain the operating <br> principle of an instrumentation amplifier and derive its <br> gain. <br> Design a second order Butterworth low-pass filter having <br> upper cut-off frequency of 2.1961 kHz | LOW |  |
| 2 | Compare and contrast Adder, Subtractor, and Averaging circuit using <br> op-amp with equations. | (6) (13) |  |
| 3. | Illustrate the operation of current to voltage and Voltage to current <br> converter circuits. | (13) | LOW |
| 4. | With neat figures describe the circuit using op-amps on the following <br> of <br> (i) <br> (ii) | (7)Integrator and double integrator circuit <br> First order High pass filter | MEDIUM |
| 5. | Derive the expression for log computation using op-amp and explain <br> necessary circuit diagram. | MEDIUM |  |


| 6. | With neat figures describe the circuit using op-amps on the following of <br> (i) Integrator and double integrator circuit <br> (ii) First order High pass filter |  | HIGH |
| :---: | :---: | :---: | :---: |
| 7. | Draw and explain the circuit of a voltage to current converter if the load is <br> i) Floating <br> ii) Grounded | $\begin{aligned} & \text { (7) } \\ & \text { (6) } \end{aligned}$ | HIGH |
| 8. | (i) Design an OP-AMP based first order active low pass filter. <br> (ii) Creating a second order Butterworth LPF having upper cut-off frequency 1 kHz . Determine the frequency response. | $\begin{aligned} & (8) \\ & (5) \end{aligned}$ | $\begin{aligned} & \mathrm{HIGH} \\ & \mathrm{HIGH} \end{aligned}$ |
| 9. | i) Analyze the distinct features of the precision diode. <br> ii) Using appropriate equations discuss about the working of Half wave Precision Rectifier. | $\begin{aligned} & \hline(3) \\ & (10) \\ & \hline \end{aligned}$ | MEDIUM |
| 10. | (i) With neat sketch explain the working of Full wave Precision Rectifier in detail. <br> ii)Sketch the Integrator circuit and explain the working principle | (8) <br> (5) | HIGH <br> HIGH |
| 11. | i) With neat diagram explain the operation of Schmitt trigger. <br> ii) Give detailed note about op-amp band pass filter. | $\begin{aligned} & \text { (5) } \\ & (8) \end{aligned}$ | MEDIUM |
| 12. | Conclude that how antilog computations are performed using IC-741 explain using circuits and necessary equations. | (13) | HIGH |
| 13. | (i) Examine the principal of operation of Voltage follower with the neat circuit diagram and mathematical expressions. <br> (ii) With the neat circuit diagram and mathematical expressions, explain the operation of Scale changer. | (6) <br> (7) | HIGH |


| PART-C |  |  | MARKS |
| :---: | :--- | :---: | :---: |
| S.NO | QUESTIONS | BLOOMS <br> TAXANOMY <br> LEVEL |  |
| 1 | Evaluate Inverting adder and Non-inverting adder with neat <br> circuit diagram and mathematical expressions. | $(15)$ | HIGH |
| 2 | Create any of three op-amp based mathematical function <br> circuits | $(15)$ | HIGH |
| 3 | i) Design a Butterworth low pass filter circuit using operational <br> amplifier. | $(15)$ | HIGH |


|  | ii) Design a wide band filter having $\mathrm{FL}=400 \mathrm{~Hz}, \mathrm{FH}=2 \mathrm{kHz}$ and pass band gain of 4.Find the value of Q of filter. |  |  |
| :---: | :---: | :---: | :---: |
| 4 | Justify that how the circuit using Op-amps on the operation of. <br> (i) Zerocross Detector, Clipper and Clamper circuit <br> (ii) Scmitt Trigger. | $\begin{gathered} (8) \\ (7) \\ \hline \end{gathered}$ | HIGH |


| UNIT 3-ANALOG MULTIPLIER AND PLL |  |  |
| :---: | :---: | :---: |
| PART-A |  |  |
| S.NO | QUESTIONS | BLOOMS TAXANOMY LEVEL |
| 1 | Outline the basic building blocks of PLL. | LOW |
| 2 | Define capture range and lock range of PLL. | LOW |
| 3 | What is Pull-in time? | LOW |
| 4 | For perfect lock, what should be the phase relation between the incoming signal and VCO output signal? | HIGH |
| 5 | Mention the classification of phase detector. Write about switch type phase detector. | MEDIUM |
| 6 | Illustrate the problems associated with switch type phase detector | MEDIUM |
| 7 | Why VCO is also called as V to F converter? | LOW |
| 8 | On what parameters does the free running frequency of VCO depend on? | MEDIUM |
| 9 | Give the expression for the VCO free running frequency. | MEDIUM |
| 10 | Demonstrate Voltage to Frequency conversion factor. | MEDIUM |
| 11 | Develop the purpose of having a low pass filter in PLL. | MEDIUM |
| 12 | Discuss the effect of having large capture range. | HIGH |
| 13 | Estimate that the frequency stability obtained in a PLL by use of VCO. | HIGH |
| 14 | How are square root and square of a signal obtained with multiplier circuit? | LOW |
| 15 | Identify the merits of companding | MEDIUM |
| 16 | List out the applications of OTA. | LOW |
| 17 | Asses the need of pre-distortion circuits in Gilbert analog multiplier and how is the configuration of Gilbert multiplier done with pre-distortion circuits. | HIGH |
| 18 | Analyze the necessity of modulation. | HIGH |
| 19 | Develop the circuit of AM detector using PLL. | HIGH |


| 20 | Distinguish the advantages \& disadvantages of monolithic PLLs over <br> Discrete PLLs. | HIGH |
| :--- | :--- | :--- |


| PART-B |  |  |  |
| :---: | :---: | :---: | :---: |
| S.NO | QUESTIONS | MARKS | $\begin{gathered} \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \end{gathered}$ |
| 1. | How would you describe the block diagram of PLL and derive the expression for Lock range and capture range. | (13) | MEDIUM |
| 2. | Illustrate the operation of VCO with neat block diagram. Also derive an expression for $\mathrm{f}_{0}$. | (13) | HIGH |
| 3. | (i) Analyze the Gilbert's four quadrant multiplier cell with a neat circuit diagram. <br> (ii) Identify how a frequency doubler can be realized using this cell. | (8) <br> (5) | HIGH |
| 4. | Discuss any three applications of PLL in detail. | (13) | MEDIUM |
| 5. | (1) Estimate the working principle of operational Transconductance Amplifier (OTA). <br> (ii) Explain the application of VCO for FM generation. (5) | (8) (5) | MEDIUM |
| 6 | (i) Define capture range and lock range. <br> (ii) Explain the process of capturing the lock and also derive for capturerange and lock range. | (3) (10) | LOW MEDIUM |
| 7. | (i) How would you explain the working of a VCO? <br> (ii) Derive the expression for voltage to frequency conversion factor. | $\begin{aligned} & (6) \\ & (7) \end{aligned}$ | $\begin{aligned} & \text { LOW } \\ & \text { HIGH } \end{aligned}$ |
| 8. | Determine how the IC 565 PLL can be used as a Frequency multiplier/divider. | (13) | HIGH |
| 9. | (i) Examine the multiplier cell using emitter-coupled transistor pair. <br> (ii) Analyze that the output voltage is proportional to the product of <br> the two input voltages and state their limitations. | (8) <br> (5) | HIGH |
| 10. | Briefly explain the use of PLL for FM detection and the process of FSK demodulation. | (8) | HIGH |
|  | Discuss the following applications of Analog Multiplier ICs <br> (i) Voltage squarer <br> (ii) voltage divider <br> (iii) square rooter <br> (iv) Phase angle detector | (13) | MEDIUM |
| 11. | (i) For PLL 565 , given the free-running frequency as 100 KHz , the demodulation capacitor of $2 \mu \mathrm{f}$ and supply voltage is $\pm 6 \mathrm{~V}$, determine the lock and capture frequencies and identify the component values. | (8) | HIGH |


|  | (ii) A PLL has a free running frequency of 300 KHz and the bandwidth of the low pass filter is 50 KHz . Check whether the loop acquires lock for an input signal of 320 KHz . | (5) |  |
| :---: | :---: | :---: | :---: |
| PART-C |  |  |  |
| S.NO | QUESTIONS | MARKS | $\begin{array}{\|c\|} \hline \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \end{array}$ |
| 1 | (i)Discuss the basic analog multiplication techniques. <br> (ii)Develop the expression for free running frequency of voltage controlled oscillator. | (7) <br> (8) | MEDIUM |
| 2 | Explain the operation of a variable trans conductance multiplier circuit. Derive the expression for its output voltage. | (15) | HIGH |
| 3 | Measure the closed loop analysis of PLL with necessary diagrams. | (15) | HIGH |
| 4 | Construct the block diagram and explain principle of working, characteristics and applications of: <br> (i) Frequency synthesizer. <br> (ii) Frequency shift keying (FSK) Demodulator | (7) <br> (8) | HIGH |


| UNIT 4-ADC \& DAC |  |  |
| :---: | :---: | :---: |
| PART-A |  |  |
| S.NO | QUESTIONS | $\begin{gathered} \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \end{gathered}$ |
| 1 | What is the function of integrating type converter? List out some integrating type converters. | LOW |
| 2 | Review the principle of operation of successive Approximation ADC. | MEDIUM |
| 3 | Cite the main advantages of integrating type ADCs. | LOW |
| 4 | Define Sampling . | LOW |
| 5 | Compare the advantages and drawbacks of a dual-slop ADC. | MEDIUM |
| 6 | Distinguish between conversion time and settling time. | HIGH |
| 7 | Find the number of resistors required for an 8 -bit weighted resistor D/A converter. Consider the smallest resistance is R and obtain those resistance values. | MEDIUM |
| 8 | Give the advantages of inverted R-2R (current type) ladder D?A converter over $\mathrm{R}-2 \mathrm{R}$ (voltage type) $\mathrm{D} / \mathrm{A}$ converter ? | LOW |


| 9 | Brief the need for electronic switches in D/A converter and mention <br> the names of the switches used in MOS transistors. | LOW |
| :--- | :--- | :--- |
| 10 | Summarize delta modulation. | MEDIUM |
| 11 | How would you justify which type of ADC is the fastest? | MEDIUM |
| 12 | Outline the principle of operation of voltage to time conversion. | LOW |
| 13 | Calculate the values of LSB and MSB for an 8-bit DAC for 0V to 10V range. | HIGH |
| 14 | Interpret the features of granular error and slope overload error. | MEDIUM |
| 15 | An 8 bit A/D converter accepts an input voltage signal of range 0 to <br> 12 v. What is the digital output for an input voltage of 6V? | MEDIUM |
| 16 | Evaluate the number of comparators required for realizing a 4-bit flash ADC. | HIGH |
| 17 | Compare and contrast binary weighted and R-2R ladder DAC. | HIGH |
|  | Identify the need of Sample and hold circuit and Why schottky diodes <br> are used in sample and hold circuits? | MEDIUM |


| PART-B |  |  |  |
| :---: | :---: | :---: | :---: |
| S.NO | QUESTIONS | MARKS | $\begin{gathered} \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \\ \hline \end{gathered}$ |
| 1 | i) How would you categorize A/D converters? <br> ii) Discuss the working principle of successive approximationtype ADC. | $\begin{aligned} & \text { (6) } \\ & \text { (7) } \end{aligned}$ | LOW |
| 2 | i) Estimate the working of R-2R ladder type DAC. <br> ii) Compare binary weighted DAC with R-2R ladder network DAC. |  | HIGH |
| 3 | i) With circuit schematic explain analog switches using FET. <br> ii) What is meant by resolution, offset error in ADC. | (7) <br> (6) | LOW |
| 4 | i) Explain in detail on the operational features of 4-bit weighted resistor type D/A converter. <br> ii) Differentiate between current mode and voltage mode R-2Rladder D/A converters. | (7) <br> (6) | HIGH |
| 5 | Show the operation of any two direct type of ADCs and Explain. | (13) | LOW |
| 6 | Summarize the following Digital to Analog \& Analog to Digital conversion techniques. <br> (i)Flash type ADC <br> (ii) Weighted resistor DAC | (7) <br> (6) | LOW |
| 7 | Draw the diagram of sample and hold circuit. State how you will reduce its hold mode droop. | $\begin{aligned} & (6) \\ & (7) \\ & \hline \end{aligned}$ | LOW |
| 8 | Design a 4-bit binary weighted resistor DAC for the following specifications: Use LM741 op-amp, R $=10 \mathrm{k} \Omega$, Vref | (13) | HIGH |


|  | $=2.5 \mathrm{~V}$ and full scale output $=5 \mathrm{~V}$. |  |
| :---: | :---: | :---: |
| 9 | A dual slope ADC has a full scale input of 2 Volts .It uses an integrating time of 10 ms and integrating capacitor of $0.1 \mu \mathrm{f}$.the maximum magnitude of the integrator output should not exceed 3 V . Calculate the value of the integrating resistor. | MEDIUM |
| 10 | Describe in detail about the single slope type ADC with neat sketch. | MEDIUM |
| 11 | i) Sketch the block diagram and explain the working of $\quad$ Charge Balancing VFCS ii) $\quad$ With functional block diagram explain A/D converter using Voltage to Time converter with input and output waveforms. | HIGH |
| 12 | i) Elaborate the operation of high speed sample and hold circuits. <br> ii) Develop a system employs a 16-bit word for representing the input signal. If the maximum output voltage is set 2 V ,calculate the resolution of the system and its dynamic range. | LOW |
| 13 | i) Summarise the various important specifications of both $\mathrm{D} / \mathrm{A}$ and $\mathrm{A} / \mathrm{D}$ converters generally specified by the manufactures are analysed. <br> ii) A 8-bit A/D converter accepts an input voltage signal of range 0 to 9 V , What is the minimum value of the input voltage required for generating a change of 1 least significant bit ? specify the digital output for an input voltage of 4 V . What input voltage will generate all 1 s at the $\mathrm{A} / \mathrm{D}$ converter output? | HIGH |


| PART-C |  |  |  |
| :---: | :---: | :---: | :---: |
| S.NO | QUESTIONS | MARKS | $\begin{gathered} \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \end{gathered}$ |
| 1 | i) For a 4-bit R-2R ladder D/A converter assume that the full scale voltage is 16 V .Calculate the step change in output voltage on input varying from 01111 to 1111. <br> ii) Discuss the important specification of Data Converters. | (10) <br> (5) | HIGH |
| 2 | i) Compare single slope ADC and dual slope ADC. <br> ii) Draw the circuit and explain the working of dual slope A/D converter. <br> iii) Calculate $\mathrm{t}_{2}$ for a particular dual slope $\mathrm{ADC}, \mathrm{t}_{1}$ is 83.33 ms and the reference voltage is 100 mv if <br> 1. $\mathrm{V}_{1}$ is 100 mv and <br> 2. 200 mv | (3) <br> (7) <br> (5) | HIGH |


| 3 | Design the $\mathrm{R}-2 \mathrm{R} \mathrm{4-bit} \mathrm{converter} \mathrm{and} \mathrm{assume} \mathrm{that} \mathrm{feedback}$ <br> resistance $\mathrm{R}_{\mathrm{f}}$ of the op-amp is variable, the resistance $\mathrm{R}=10 \mathrm{k} \Omega$ <br> and $\mathrm{V}_{\mathrm{R}}=10 \mathrm{~V}$. Determine the value of $\mathrm{R}_{\mathrm{f}}$ that should be <br> connected to achieve the following output conditions. <br> (i) $\quad$ The value of 1 LSB at the output is 0.5 V | (15) |
| :---: | :--- | :--- | :--- |
| (ii) An analog output of 6V for a binary input of 1000. |  |  |
| (iii) The Full-scale output voltage of 12 V |  |  |
| The actual maximum output voltage of 10 V |  |  |$\quad$ HIGH |  |
| :--- |


| UNIT 5-WAVEFORM GENERATORS AND SPECIAL FUNCTION ICSG |  |  |
| :---: | :---: | :---: |
| PART-A |  |  |
| S.NO | QUESTIONS | $\begin{gathered} \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \end{gathered}$ |
| 1 | What is the need for voltage regulator ICs? | LOW |
| 2 | List the characteristics and applications of Opto coupler. | MEDIUM |
| 3 | Sketch a fixed voltage regulator circuit and state its operation. | LOW |
| 4 | Give the conditions for oscillation. | LOW |
| 5 | What is a switching regulator? | MEDIUM |
| 6 | List the applications of 555 timer in Monostable mode of operation. | HIGH |
| 7 | Classify the three different wave forms generated by ICL8038. | MEDIUM |
| 8 | Mention the need for current limiting in voltage regulators. | LOW |
| 9 | Compare Linear regulator and Switched mode regulator. | LOW |
| 10 | Mention the function of a voltage regulator .Give some examples of monolithic IC voltage regulators. | MEDIUM |
| 11 | Draw the functional block diagram of IC 723 regulator. | MEDIUM |
| 12 | Compare the principle of linear regulator and a switched mode power supply. | LOW |
| 13 | How would you classify an opto-coupler , also mention the current transfer ratio of an opto coupler. | HIGH |
| 14 | Define line and load regulation of a regulator. | MEDIUM |
| 15 | In a Astable multivibrator of 555 times $\mathrm{R}_{\mathrm{A}}=606 \mathrm{k} \Omega$ and $\mathrm{C}=0.1 \mu \mathrm{~F}$. Calculate <br> (a) $t_{\text {HIGH }}(b) t_{\text {LOw }}(c)$ free running frequency (d) duty cycle (D). | MEDIUM |
| 16 | How does switched capacitor emulate resistor? | HIGH |
| 17 | With reference to a VCO, define voltage to frequency conversion factor $\mathrm{K}_{\mathrm{v}}$. | HIGH |


| 18 | In a monostable multivibrator using 555 timer, $\mathrm{R}=100 \mathrm{k} \Omega$ and the time delay <br> is $100 \mathrm{ms.Find}$ the value of C. | MEDIUM |
| :---: | :--- | :--- |
| 19 | List the types of Multivibrator. | LOW |
| 20 | Give reasons for the purpose of connecting a capacitor at the input and output <br> side of an IC voltage regulator? | LOW |


| PART-B |  |  |  |
| :---: | :---: | :---: | :---: |
| S.NO | QUESTIONS | MARKS | $\begin{gathered} \text { BLOOMS } \\ \text { TAXANOMY } \\ \text { LEVEL } \end{gathered}$ |
| 1 | Write a short notes on <br> (i) Opto couplers <br> (ii) Switched capacitor filter <br> (iii) Audio power amplifier | (10) <br> (5) | HIGH |
| 2 | Demonstrate and explain the functional diagram of LM 380 power amplifier. | (3) <br> (7) <br> (5) | HIGH |
| 3 | Illustrate the essential characteristics of power amplifier. | (8) | LOW |
| 4 | What is 555 timer? Explain the working of 555 timer as Monostable Multivibrator. | (7) | HIGH |
| 5 | Derive an expression for the frequency of oscillation with relevant waveforms. | (6) | MEDIUM |
| 6 | Analyze and explain the operation of switching regulator with neat diagram. | (8) | MEDIUM |
| 7 | Examine the operation of frequency to voltage converters. | (6) | HIGH |
| 8 | Show the working of Astable Multivibrator using op-amp. | (7) | LOW |
| 9 | Outline any one application of Astable Multivibrator in detail. | (13) | HIGH |
| 10 | Design a phase shift oscillator to oscillate at 100 Hz . | (7) | HIGH |
| 11 | Design a frequency to voltage converter using IC VFC 32 for a full scale output of 8 V for a full scale input frequency of 80 kHz with a maximum ripple of 8 mV . | (13) | HIGH |
| 12 | Define voltage regulator and explain the working of Linear Voltage regulator with neat circuit diagram using op-amps. List any two important features of linear voltage regulator IC723. | (7) | MEDIUM |
| 13 | Assess the working principle of monolithic switching regulator. | (7) | MEDIUM |
| 14 | Evaluate how the frequency is computed using voltage to frequency converter. | (8) | HIGH |


| 15 | With neat diagram, explain the operation of an astable and <br> monostable multivibrators using opamp. <br> Illustrate the functional diagram and connection diagram of a <br> low voltage regulator and explain. | (13) | LOW |
| :---: | :---: | :---: | :---: |
| 16 | i) <br> ii) <br> ievelop the basic principle of function generator? <br> Draw the schematic of ICL 8038 function generator <br> and discuss its features. <br> Solve the expression for the frequency of a triangular <br> waveform generator and explain the circuit. | (13) | HIGH |
| 17 | i)Describe the 555 timer IC.design a astable <br> multivibrator circuit to generate output pulses of <br> $25 \%, 50 \%$ duty cycle using a 555 timer IC with the <br> choice of C=0.01 $\mu$ F and a frequency of 4 kHz. <br> Demonstrate Monostable multivibrator with necessary <br> diagrams and derive for ON time and recovery time. | (13) | HIGH |
| 18 | ii)Interpret the working of monostable multivibrator. | (13) | HIGH |
| 19 | Analyzing the working of a general purpose voltage regulator. | (7) | MEDIUM |
| 20 | Justify the need for isolation amplifiers. | $(6)$ | MEDIUM |


| PART-C |  |  |  |
| :---: | :---: | :---: | :---: |
| S.NO | QUESTIONS | MARKS | BLOOMS <br> TAXANOMY <br> LEVEL |
| 1 | i)In a astable multivibrator using 555 timer <br> Ra=6.8K,Rb $=3.3 \mathrm{~K}, \mathrm{C}=0.1 \mathrm{LF}$. Calculate the free <br> running frequency. <br> Design a square wave generator using 555timer for a <br> frequency of 120Hz and 60\% duty cycle. Assume <br> C=0.2uF. | (8) | (7) |

